

SPECIFICATION

Product Type : EPD

Model Number : GDEH0213B1

Description : Screen Size: 2.13"
Color: Black and White
Display Resolution: 250*122

Prepared : Li Lanxi
Checked : Wen Xin
Approved : Jian Yongcheng
Issue Date : 2018.03.06



DALIAN GOOD DISPLAY CO., LTD.

Good Display

No.17 Gonghua Street, Shahekou District, Dalian 116021 China

Tel: +86-411-84619565 Fax: +86-411-84619585-810

Email: info@good-display.com

Website: www.good-display.com



Version	Content	Date	Producer
1.0	New release	2015/08/27	
1.1	Modification parameter	2015/12/11	
2.0	Modify Reference Circuit	2017/05/17	
3.0	Updating	2017/05/27	
3.1	Modify Reference Circuit	2017/08/04	
3.2	Modify Input/Output Terminals	2018/03/02	
3.3	Modify Input/Output Terminals Modify Reference Circuit	2018/03/06	



CONTENTS

1	General Description	4
2	Features	4
3	Application	4
4	Mechanical Specification	4
5	Mechanical Drawing of EPD Module	5
6	Input/Output Terminals	6
7	Functional Block Description	7
7.1	MCU Interface	7
7.2	MCU Serial Peripheral Interface (4-wire SPI)	7
7.3	MCU Serial Peripheral Interface (3-wire SPI).....	9
8	Temperature sensor operation.....	10
9	Panel Break Detection.....	10
10	COMMAND TABLE.....	11
11	Reference Circuit.....	15
12	Absolute Maximum Rating	17
13	DC Characteristics.....	17
14	Serial Peripheral Interface Timing.....	18
15	Power Consumption.....	18
16	Typical Operating Sequence.....	19
16.1	Normal Operation Flow	19
16.2	Reference Program Code	20
17	Optical Characteristics.....	21
17.1	Specifications	21
17.2	Definition Of Contrast Ratio	22
17.3	Reflection Ratio.....	22
18	Handling Safety And Environment Requirements.....	23
19	Reliability Test.....	25
20	Block Diagram.....	26
21	PartA/PartB specification.....	26
22	Point And Line Standard.....	27
23	Packing.....	29



1. General Description

GDEH0213B1 is an Active Matrix Electrophoretic Display(AMEPD) , with interface and a reference system design. The 2.13” active area contains 122×250 pixels, and has 1-bit B/W full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC. SRAM. LUT ,VCOM, and border are supplied with each panel.

2. Features

- 122×250 pixels display
- White reflectance above 35%
- Contrast ratio above 10:1
- Ultra wide viewing angle
- Ultra low power consumption
- Pure reflective mode
- Bi-stable display
- Commercial temperature range
- Landscape, portrait modes
- Hard-coat antiglare display surface
- Ultra Low current deep sleep mode
- On chip display RAM
- Waveform stored in On-chip OTP
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- I²C signal master interface to read external temperature sensor

3. Application

Electronic Shelf Label System

4. Mechanical Specifications

Parameter	Specifications	Unit	Remark
Screen Size	2.13	Inch	
Display Resolution	122(H)×250(V)	Pixel	Dpi:130
Active Area	23.80(H)×48.55(V)	mm	
Pixel Pitch	0.1942×0.1943	mm	
Pixel Configuration	Rectangle		
Outline Dimension	29.2(H)×59.2 (V) ×1.05(D)	mm	
Weight	3.0±0.2	g	



5. Mechanical Drawing of EPD module


Confirmed Drawing
 Signature: _____ Date: _____

REV.	DESCRIPTION	DATE	NAME
A2	New Resolution is 250*122, New IC is SS01673	2014.12.23	X.Z.P
A3	Change FPC position and shape	2014.12.23	X.Z.P

FRONT VIEW

SIDE VIEW

BOTTOM VIEW



- NOTES:
1. DISPLAY MODE 2. 13" ARREY FOR EPD;
 2. DRIVE IC: IL3895;
 3. RESOLUTION: 250gate X 122source;
 4. pixel Pitch: 0.1942mm X 0.1943mm;
 5. Unspecified Tolerance: ±0.20;
 6. Material conform to the ROHS standard

PIN	SIGNAL
1	NC
2	GDR
3	RESSE
4	VGL
5	VGH
6	TSC1
7	TSD4
8	BS1
9	BLSY
10	RES#
11	D/C#
12	GS#
13	D0
14	D1
15	VDDIO
16	VCI
17	VSS
18	VDD
19	VPP
20	VSH
21	PREVGH
22	VSL
23	PREVGL
24	VCOM

DALIAN GOOD DISPLAY CO., LTD.

ALL UNITS: mm	DATE	MODEL NUMBER:	SHEET: 1
DWN: X.Z.P	2014.12.23	GDEH0213B1	
CHK: Shi hao	2014.12.23	CUSTOMER NO.:	DATE: 2014.12.23
APP: Jiang xiao hua 2014.12.23 DO NOT SCALE THIS DRAWING PROJECTION			



6. Input/Output Terminals

Pin #	Single	Description	Remark
1	NC	No connection and do not connect with other NC pins	Keep Open
2	GDR	N-Channel MOSFET Gate Drive Control	
3	RESE	Current Sense Input for the Control Loop	
4	VGL	Negative Gate driving voltage	
5	VGH	Positive Gate driving voltage	
6	TSCL	I2C Interface to digital temperature sensor Clock pin	Keep Open
7	TSDA	I2C Interface to digital temperature sensor Date pin	
8	BS1	Bus selection pin	Note 6-5
9	BUSY	Busy state output pin	Note 6-4
10	RES #	Reset	Note 6-3
11	D/C #	Data /Command control pin	Note 6-2
12	CS #	Chip Select input pin	Note 6-1
13	D0	serial clock pin (SPI)	
14	D1	serial data pin (SPI)	
15	VDDIO	Power for interface logic pins	
16	VCI	Power Supply pin for the chip	
17	VSS	Ground	
18	VDD	Core logic power pin	
19	VPP	Power Supply for OTP Programming	
20	VSH	Positive Source driving voltage	
21	PREVGH	Power Supply pin for VGH and VSH	
22	VSL	Negative Source driving voltage	
23	PREVGL	Power Supply pin for VCOM, VGL and VSL	
24	VCOM	VCOM driving voltage	

Note 6-1: This pin (CS#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication: only when CS# is pulled LOW.

Note 6-2: This pin (D/C#) is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data will be interpreted as data. When the pin is pulled LOW, the data will be interpreted as command.

Note 6-3: This pin (RES#) is reset signal input. The Reset is active low.

Note 6-4: This pin (BUSY) is Busy state output pin. When Busy is High the operation of chip should not be interrupted and any commands should not be issued to the module. The driver IC will put Busy pin High when the driver IC is working such as:

- Outputting display waveform; or
- Communicating with digital temperature sensor

Note 6-5: This pin (BS1) is for 3-line SPI or 4-line SPI selection. When it is “Low”, 4-line SPI is selected. When it is “High”, 3-line SPI (9 bits SPI) is selected.

7. MCU Interface

7.1 MCU interface selection

The GDEH0213B1 can support 3-wire/4-wire serial peripheral interface. In the Module, the MCU interface is pin selectable by BS1 pins shown in.

Table 7-1: MCU interface selection

BS1	MPU Interface
L	4-lines serial peripheral interface (SPI)
H	3-lines serial peripheral interface (SPI) - 9 bits SPI

7.2 MCU Serial Peripheral Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCLK, serial data SDIN, D/C# and CS#. In SPI mode, D0 acts as SCLK and D1 acts as SDIN. The control pins status in 4-wire SPI in writing command/data is shown in Table 7-2 and the write procedure 4-wire SPI is shown in Figure 7-2.

Table 7-2 : Control pins status of 4-wire SPI

Function	D0 (SCLK) pin	D1 (SDIN) pin	D/C# pin	CS# pin
Write command	↑	Command bit	L	L
Write data	↑	Data bit	H	L

Note:

- (1) L is connected to VSS and H is connected to VDDIO
- (2) ↑ stands for rising edge of signal
- (3) SDIN is shifted into an 8-bit shift register on every rising edge of SCLK in the order of D7, D6, ... D0. The level of D/C# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C# pin.




Figure 7-2: Write procedure in 4-wire SPI

7.3 MCU Serial Peripheral Interface (3-wire SPI)

The 3-wire SPI consists of serial clock SCLK, serial data SDIN and CS#. In SPI mode, D0 acts as SCLK, D1 acts as SDIN. The operation is similar to 4-wire SPI while D/C# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 7-3.

In the write operation, a 9-bit data will be shifted into the shift register on every clock rising edge. The bit shifting sequence is D/C# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C# bit which determines the following byte is command or data. When D/C# bit is 0, the following byte is command. When D/C# bit is 1, the following byte is data. Figure 7- shows the write procedure in 3-wire SPI


Table 7-3 : Control pins status of 3-wire SPI

Function	SCLK pin	SDIN pin	D/C# pin	CS# pin
Write command	↑	Command bit	Tie LOW	L
Write data	↑	Data bit	Tie LOW	L

Note:

- (1)L is connected to V_{SS} and H is connected to V_{DDIO}
- (2)↑ stands for rising edge of signal

Figure 7-3 : Write procedure in 3-wire SPI





8. Temperature sensor operation

The way how the module get the ambient temperature, first use an external temperature sensor to get the temperature value then converted to hex format, then use the spi interface send command 0x1A and the temperature value into the module. The temperature value how to converted to hex as the follow:

1. If the Temperature value MSByte bit D11 = 0, then

The temperature is positive and value (DegC) = + (Temperature value) / 16

2. If the Temperature value MSByte bit D11 = 1, then

The temperature is negative and value (DegC) = ~ (2's complement of Temperature value) / 16

12-bit binary (2's complement)	Hexadecimal Value	Decimal Value	Value [DegC]
0111 1111 0000	7F0	2032	127
0111 1110 1110	7EE	2030	126.875
0111 1110 0010	7E2	2018	126.125
0111 1101 0000	7D0	2000	125
0001 1001 0000	190	400	25
0000 0000 0010	002	2	0.125
0000 0000 0000	000	0	0
1111 1111 1110	FFE	-2	-0.125
1110 0111 0000	E70	-400	-25
1100 1001 0010	C92	-878	-54.875
1100 1001 0000	C90	-880	-55

9. Panel Break Detection

The panel break detection function is used to detect the breakage at panel edge. When the panel break detection command is issued, the panel break detection will be executed. During the detection period, BUSY output is at high level. BUSY output is at low level when the detection is completed. Then, user can issue the Status Bit Read command to check the status bit for the result of panel break.



10. COMMAND TABLE

R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description						
0	0	01	0	0	0	0	0	0	0	1	Driver Output Control	Set the number of gate. Setting for 232 gates is: Set A[7:0] = F9h Set B[7:0] = 00h						
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0								
0	1	-	0	0	0	0	0	B2	B1	B0								
0	0	03	0	0	0	0	0	0	1	1	Gate Driving Voltage Control	Set Gate driving voltage. A[4:0] = 10h [POR], VGH at 22V B[3:0] = 0Ah [POR], VGL at -20V						
0	1	-	0	0	0	A4	A3	A2	A1	A0								
0	1	-	0	0	0	0	B3	B2	B1	B0								
0	0	04	0	0	0	0	0	1	0	0	Source Driving voltage Control	Set Source output voltage. A[4:0] = 19h [POR], VSH/VSL at +/-15V						
0	1	-	0	0	0	A4	A3	A2	A1	A0								
0	0	10	0	0	0	1	0	0	0	0	Deep Sleep Mode	Deep Sleep mode Control <table border="1" style="width: 100%;"> <tr> <th>A[0]</th> <th>Description</th> </tr> <tr> <td>0</td> <td>Normal Mode [POR]</td> </tr> <tr> <td>1</td> <td>Enter Deep Sleep Mode</td> </tr> </table>	A[0]	Description	0	Normal Mode [POR]	1	Enter Deep Sleep Mode
A[0]	Description																	
0	Normal Mode [POR]																	
1	Enter Deep Sleep Mode																	
0	1	-	0	0	0	0	0	0	0	A0								
0	0	11	0	0	0	1	0	0	0	1	Data Entry mode setting	Define data entry sequence. A [1:0] = ID[1:0] Address automatic increment / decrement setting The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. 00 – Y decrement, X decrement, 01 – Y decrement, X increment, 10 – Y increment, X decrement, 11 – Y increment, X increment [POR] A[2] = AM Set the direction in which the address counter is updated automatically after data is written to the RAM. When AM= 0, the address counter is updated in the X direction. [POR] When AM = 1, the address counter is updated in the Y direction.						
0	1	-	0	0	0	0	0	A2	A1	A0								
0	0	12	0	0	0	1	0	0	1	0	SWRESET	It resets the commands and parameters to their S/W Reset default values except R10h-Deep Sleep Mode Note: RAM are unaffected by this command.						
0	0	1A	0	0	0	1	1	0	1	0	Temperature Sensor Control (Write to temperature register)	Write to temperature register. A[7:0] – MSByte 01111111[POR] B[7:0] – LSByte 11110000[POR]						
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0								
0	1	-	B7	B6	B5	B4	0	0	0	0								
0	0	20	0	0	1	0	0	0	0	0	Master Activation	Activate Display Update Sequence. The Display Update Sequence Option is located at R22h User should not interrupt this operation to avoid corruption of panel images.						



R/W#	D/C#										Command	Description								
0	0	21	0	0	1	0	0	0	0	1	Display Update Control 1	<p>Option for Display Update Bypass Option used for Pattern Display, which is used for display the RAM content into the Display</p> <p>OLD RAM Bypass option A[7] A[7] = 1: Enable bypass A[7] = 0: Disable bypass [POR]</p> <p>A[4] value will be used as New RAM for bypass. A[4] = 0 [POR]</p> <p>A[1:0] Initial Update Option - Source Control</p> <table border="1"> <tr> <td>A[1:0]</td> <td>GSA</td> <td>GSB</td> </tr> <tr> <td>01[POR]</td> <td>GS0</td> <td>GS1</td> </tr> </table>	A[1:0]	GSA	GSB	01[POR]	GS0	GS1		
A[1:0]	GSA	GSB																		
01[POR]	GS0	GS1																		
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0										
0	0	22	0	0	1	0	0	0	1	0	Display Update Control 2	<p>Display Update Sequence Option: Enable the stage for Master Activation</p> <table border="1"> <tr> <td></td> <td>Parameter (in Hex)</td> </tr> <tr> <td>Enable Clock Signal, Then Enable Analog Then Load LUT Then INITIAL DISPLAY Then PATTERN DISPLAY Then Disable Analog Then Disable OSC</td> <td>FF [POR]</td> </tr> <tr> <td>Setting for LUT from OTP Enable Clock Signal, Then Enable Analog Then Load LUT Then PATTERN DISPLAY Then Disable Analog Then Disable OSC</td> <td>D7</td> </tr> <tr> <td>Setting for LUT from MCU Enable Clock Signal, Then Enable Analog Then PATTERN DISPLAY Then Disable Analog Then Disable OSC</td> <td>C7</td> </tr> </table>		Parameter (in Hex)	Enable Clock Signal, Then Enable Analog Then Load LUT Then INITIAL DISPLAY Then PATTERN DISPLAY Then Disable Analog Then Disable OSC	FF [POR]	Setting for LUT from OTP Enable Clock Signal, Then Enable Analog Then Load LUT Then PATTERN DISPLAY Then Disable Analog Then Disable OSC	D7	Setting for LUT from MCU Enable Clock Signal, Then Enable Analog Then PATTERN DISPLAY Then Disable Analog Then Disable OSC	C7
	Parameter (in Hex)																			
Enable Clock Signal, Then Enable Analog Then Load LUT Then INITIAL DISPLAY Then PATTERN DISPLAY Then Disable Analog Then Disable OSC	FF [POR]																			
Setting for LUT from OTP Enable Clock Signal, Then Enable Analog Then Load LUT Then PATTERN DISPLAY Then Disable Analog Then Disable OSC	D7																			
Setting for LUT from MCU Enable Clock Signal, Then Enable Analog Then PATTERN DISPLAY Then Disable Analog Then Disable OSC	C7																			
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0										
0	0	23	0	0	1	0	0	0	1	1	Panel Break Detection	After this command is issued, panel break detection will start. The status can be checked by Command 2Fh. During detection, BUSY pad will output high. The command required CLKEN=1.								
0	0	24	0	0	1	0	0	1	0	0	Write RAM	After this command, data entries will be written into the RAM until another command is written. Address pointers will advance accordingly.								



R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description																																																																
0	0	2C	0	0	1	0	1	0	1	1	Write VCOM register	Write VCOM register from MCU interface																																																																
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0		<table border="1"> <thead> <tr> <th>A[7:0]</th> <th>VCOM (V)</th> <th>A[7:0]</th> <th>VCOM (V)</th> </tr> </thead> <tbody> <tr><td>0Fh</td><td>-0.2</td><td>5Ah</td><td>-1.7</td></tr> <tr><td>14h</td><td>-0.3</td><td>5Fh</td><td>-1.8</td></tr> <tr><td>19h</td><td>-0.4</td><td>64h</td><td>-1.9</td></tr> <tr><td>1Eh</td><td>-0.5</td><td>69h</td><td>-2</td></tr> <tr><td>23h</td><td>-0.6</td><td>6Eh</td><td>-2.1</td></tr> <tr><td>28h</td><td>-0.7</td><td>73h</td><td>-2.2</td></tr> <tr><td>2Dh</td><td>-0.8</td><td>78h</td><td>-2.3</td></tr> <tr><td>32h</td><td>-0.9</td><td>7Dh</td><td>-2.4</td></tr> <tr><td>37h</td><td>-1</td><td>82h</td><td>-2.5</td></tr> <tr><td>3Ch</td><td>-1.1</td><td>87h</td><td>-2.6</td></tr> <tr><td>41h</td><td>-1.2</td><td>8Ch</td><td>-2.7</td></tr> <tr><td>46h</td><td>-1.3</td><td>91h</td><td>-2.8</td></tr> <tr><td>4Bh</td><td>-1.4</td><td>96h</td><td>-2.9</td></tr> <tr><td>50h</td><td>-1.5</td><td>9Bh</td><td>-3</td></tr> <tr><td>55h</td><td>-1.6</td><td></td><td></td></tr> </tbody> </table>	A[7:0]	VCOM (V)	A[7:0]	VCOM (V)	0Fh	-0.2	5Ah	-1.7	14h	-0.3	5Fh	-1.8	19h	-0.4	64h	-1.9	1Eh	-0.5	69h	-2	23h	-0.6	6Eh	-2.1	28h	-0.7	73h	-2.2	2Dh	-0.8	78h	-2.3	32h	-0.9	7Dh	-2.4	37h	-1	82h	-2.5	3Ch	-1.1	87h	-2.6	41h	-1.2	8Ch	-2.7	46h	-1.3	91h	-2.8	4Bh	-1.4	96h	-2.9	50h	-1.5	9Bh	-3	55h	-1.6		
A[7:0]	VCOM (V)	A[7:0]	VCOM (V)																																																																									
0Fh	-0.2	5Ah	-1.7																																																																									
14h	-0.3	5Fh	-1.8																																																																									
19h	-0.4	64h	-1.9																																																																									
1Eh	-0.5	69h	-2																																																																									
23h	-0.6	6Eh	-2.1																																																																									
28h	-0.7	73h	-2.2																																																																									
2Dh	-0.8	78h	-2.3																																																																									
32h	-0.9	7Dh	-2.4																																																																									
37h	-1	82h	-2.5																																																																									
3Ch	-1.1	87h	-2.6																																																																									
41h	-1.2	8Ch	-2.7																																																																									
46h	-1.3	91h	-2.8																																																																									
4Bh	-1.4	96h	-2.9																																																																									
50h	-1.5	9Bh	-3																																																																									
55h	-1.6																																																																											
0	0	2F	0	0	1	0	1	0	0	1	Status Bit Read	A[3] : Panel-Break flag (POR=0) 0:Normal 1:Broken A[1:0] : Chip ID (POR=01)																																																																
1	1	-	0	0	0	0	A3	0	A1	A0																																																																		
0	0	32	0	0	1	1	0	0	1	0	Write LUT register	Write LUT register from MCU interface [30 bytes] (excluding the VSH/VSL and Dummy bit)																																																																
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0																																																																		
0	1	-	B7	B6	B5	B4	B3	B2	B1	B0																																																																		
0	1	-	:	:	:	:	:	:	:	:																																																																		
0	1	-																																																																		
0	0	3A	0	0	1	1	1	0	1	0																																																																		
0	1	-	0	A6	A5	A4	A3	A2	A1	A0	Set dummy line period	Set A[7:0] = 06h																																																																
0	0	3B	0	0	1	1	1	0	1	1																																																																		
0	1	-	0	0	0	0	A3	A2	A1	A0	Set Gate line width	Set A[3:0] = 0Bh																																																																
0	0	3C	0	0	1	1	1	1	0	0																																																																		
0	1	-	A7	A6	A5	A4	0	0	A1	A0	Border Waveform Control	Select border waveform for VBD A[7] Follow Source at Initial Update Display A [7]=0: [POR] A [7]=1: Follow Source at Initial Update Display for VBD, A [6:0] setting are being overridden at Initial Display STAGE. A [6] Select GS Transition/ Fix Level for VBD A [6]=0: Select GS Transition A[3:0] for VBD A [6]=1: Select FIX level Setting A[5:4] for VBD [POR] A [5:4] Fix Level Setting for VBD <table border="1"> <thead> <tr> <th>A[5:4]</th> <th>VBD level</th> </tr> </thead> <tbody> <tr><td>00</td><td>VSS</td></tr> <tr><td>01</td><td>VSH</td></tr> <tr><td>10</td><td>VSL</td></tr> <tr><td>11[POR]</td><td>HiZ</td></tr> </tbody> </table> A [1:0] GS transition setting for VBD (Select waveform like data A[3:2] to data A[1:0]) <table border="1"> <thead> <tr> <th>A[1:0]</th> <th>GSC</th> <th>GSD</th> </tr> </thead> <tbody> <tr><td>01[POR]</td><td>GS0</td><td>GS1</td></tr> </tbody> </table>	A[5:4]	VBD level	00	VSS	01	VSH	10	VSL	11[POR]	HiZ	A[1:0]	GSC	GSD	01[POR]	GS0	GS1																																																
A[5:4]	VBD level																																																																											
00	VSS																																																																											
01	VSH																																																																											
10	VSL																																																																											
11[POR]	HiZ																																																																											
A[1:0]	GSC	GSD																																																																										
01[POR]	GS0	GS1																																																																										



R/W#	D/C#	Hex	D7	D6	D5	D4	D3	D2	D1	D0	Command	Description
0	0	44	0	1	0	0	0	1	0	0	Set RAM X - address Start / End position	Specify the start/end positions of the window address in the X direction by an address unit A[4:0]: X-Start, POR = 00h B[4:0]: X-End, POR = 12h
0	1	-	0	0	0	A4	A3	A2	A1	A0		
0	1	-	0	0	0	B4	B3	B2	B1	B0		
0	0	45	0	1	0	0	0	1	0	1	Set Ram Y- address Start / End position	Specify the start/end positions of the window address in the Y direction by an address unit A[7:0]: Y-Start, POR = 00h B[7:0]: Y-End, POR = F9h
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0		
0	1	-	B7	B6	B5	B4	B3	B2	B1	B0		
0	0	4E	0	1	0	0	1	1	1	0	Set RAM X - address counter	Make initial settings for the RAM X address in the address counter (AC) A[4:0] : POR is 00h
0	1	-	0	0	0	A4	A3	A2	A1	A0		
0	0	4F	0	1	0	0	1	1	1	1	Set RAM Y - address counter	Make initial settings for the RAM Y address in the address counter (AC) A[7:0] : POR is 00h
0	1	-	A7	A6	A5	A4	A3	A2	A1	A0		

11. Reference Circuit




Figure . 11-1




Figure . 11-2

12. ABSOLUTE MAXIMUM RATING

Table 12-1: Maximum Ratings

Symbol	Parameter	Rating	Unit
V _{CI}	Logic supply voltage	-0.5 to +4.0	V
T _{OPR}	Operation temperature range	0 to 50	°C
T _{STG}	Storage temperature range	-25 to 60	°C

13.DC CHARACTERISTICS

The following specifications apply for: VSS=0V, VCI=3.3V, T_{OPR}=25°C.


Table 13-1: DC Characteristics

Symbol	Parameter	Test Condition	Applicable pin	Min.	Typ.	Max.	Unit
V _{CI}	VCI operation voltage		VCI	2.4	3.3	3.7	V
V _{IH}	High level input voltage		D1 (SDIN), D0 (SCLK), CS#, D/C#, RES#, BS1	0.8V _{CI}			V
V _{LIL}	Low level input voltage					0.2V _{CI}	V
V _{OH}	High level output voltage	I _{OH} = -100uA	BUSY, TOUT1	0.9V _{CI}			V
V _{OL}	Low level output voltage	I _{OL} = 100uA				0.1V _{CI}	V
I _{update}	Module operating current			-	2.8	3.5	mA
I _{sleep}	Deep sleep mode	V _{CI} =3.3V		-	-	2	uA

- The Typical power consumption is measured using associated 25°C waveform with following pattern transition: from horizontal scan pattern to vertical scan pattern. (Note 11-1)
- The listed electrical/optical characteristics are only guaranteed under the controller & waveform provided by Good Display.
- Vcom value will be OTP before in factory.

Note13-1

The Typical power consumption




14. Serial Peripheral Interface Timing

The following specifications apply for: VSS=0V, VCI=2.4V to 3.7V, T_{OPR}=25°C

Symbol	Parameter	Min	Typ	Max	Unit
t _{cycle}	Clock Cycle Time	250	-	-	ns
t _{AS}	Address Setup Time	150	-	-	ns
t _{AH}	Address Hold Time	150	-	-	ns
t _{CSS}	Chip Select Setup Time	120	-	-	ns
t _{CSH}	Chip Select Hold Time	60	-	-	ns
t _{DSW}	Write Data Setup Time	50	-	-	ns
t _{DHW}	Write Data Hold Time	15	-	-	ns
t _{CLKL}	Clock Low Time	100	-	-	ns
t _{CLKH}	Clock High Time	100	-	-	ns
t _R	Rise Time [20% ~ 80%]	-	-	15	ns
t _F	Fall Time [20% ~ 80%]	-	-	15	ns

Figure 14-1 : Serial peripheral interface characteristics




15. Power Consumption


Parameter	Symbol	Conditions	TYP	Max	Unit	Remark
Panel power consumption during update	-	25°C	10	-	mAs	-
Deep sleep mode	-	25°C	-	2	uA	-

16. Typical Operating Sequence

16.1 Normal Operation Flow



16.2 Reference Program Code



Note1: The Vcom for Different batches EPD is different. Good Display will provide different vcom value for different batches of EPD.

Note2: The waveform for Different batches EPD is different. Good Display will provide different waveform for different batches of EPD.



17. Optical characteristics

17.1 Specifications

Measurements are made with that the illumination is under an angle of 45 degrees, the detection is perpendicular unless otherwise specified.

T=25°C

SYMBOL	PARAMETER	CONDITIONS	MIN	TYPE	MAX	UNIT	Note
R	Reflectance	White	30	35	-	%	Note 17-1
Gn	2Grey Level	-	-	$DS+(WS-DS) \times n(m-1)$	-	L*	-
CR	Contrast Ratio	indoor	-	10	-	-	-
Panel's life	-	0°C ~ 50°C		5years or 1000000 times	-	-	Note 17-2

WS: White state, DS : Dark state

m: 2


Note 17-1: Luminance meter : Eye - One Pro Spectrophotometer

Note 17-2: We guarantee display quality from 5°C ~ 30°C generally, If operation ambient temperature from 0°C ~ 50°C, will Offer special built-in temperature sensor.

17.2 Definition of contrast ratio

The contrast ratio (CR) is the ratio between the reflectance in a full white area (R1) and the reflectance in a dark area (Rd):

R1: white reflectance Rd: dark reflectance
 $CR = R1/Rd$




17.3 Reflection Ratio

The reflection ratio is expressed as :

$$R = \text{Reflectance Factor}_{\text{white board}} \times (L_{\text{center}} / L_{\text{white board}})$$

L_{center} is the luminance measured at center in a white area ($R=G=B=1$). $L_{\text{white board}}$ is the luminance of a standard white board. Both are measured with equivalent illumination source. The viewing angle shall be no more than 2 degrees.





18. HANDLING, SAFETY AND ENVIRONMENTAL REQUIREMENTS

WARNING

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.

Disassembling the display module can cause permanent damage and invalidate the warranty agreements.

IPA solvent can only be applied on active area and the back of a glass. For the rest part, it is not allowed.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged. Moreover the display is sensitive to static electricity and other rough environmental conditions.

Mounting Precautions

(1) It's recommended that you consider the mounting structure so that uneven force (ex. Twisted stress) is not applied to the module.

(2) It's recommended that you attach a transparent protective plate to the surface in order to protect the EPD. Transparent protective plate should have sufficient strength in order to resist external force.

(3) You should adopt radiation structure to satisfy the temperature specification.

(4) Acetic acid type and chlorine type materials for the cover case are not desirable because the former generates corrosive gas of attacking the PS at high temperature and the latter causes circuit break by electro-chemical reaction.

(5) Do not touch, push or rub the exposed PS with glass, tweezers or anything harder than HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not touch the surface of PS for bare hand or greasy cloth. (Some cosmetics deteriorate the PS)

(6) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft materials like chamois soaks with petroleum benzene. Normal-hexane is recommended for cleaning the adhesives used to attach the PS. Do not use acetone, toluene and alcohol because they cause chemical damage to the PS.

(7) Wipe off saliva or water drops as soon as possible. Their long time contact with PS causes deformations and color fading.

Product specification

The data sheet contains final product specifications.



Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.
--

Application information

Where application information is given, it is advisory and does not form part of the specification.

Product Environmental certification
--

ROHS

REMARK

All The specifications listed in this document are guaranteed for module only. Post-assembled operation or component(s) may impact module performance or cause unexpected effect or damage and therefore listed specifications is not warranted after any Post-assembled operation.



19. Reliability test


	TEST	CONDITION	METHOD	REMARK
1	High-Temperature Operation	T=50°C, RH=35%RH, For 240Hr	IEC 60 068-2-2Bb	
2	Low-Temperature Operation	T = 0°C for 240 hrs	IEC 60 068-2-2Ab	
3	High-Temperature Storage	T=70°C RH=40%RH For 240Hr Test in white pattern	IEC 60 068-2-2Bb	
4	Low-Temperature Storage	T = -25°C for 240 hrs Test in white pattern	IEC 60 068-2-2Ab	
5	High Temperature, High-Humidity Operation	T=40°C, RH=90%RH, For 168Hr	IEC 60 068-2-3CA	
6	High Temperature, High-Humidity Storage	T=60°C, RH=80%RH, For 480Hr Test in white pattern	IEC 60 068-2-3CA	
7	Temperature Cycle	-25°C(30min)~70°C(30min), 50 Cycle Test in white pattern	IEC 60 068-2-14NB	
8	Package Vibration	1.04G,Frequency : 10~500Hz Direction : X,Y,Z Duration:1 hours in each direction	Full packed for shipment	
9	Package Drop Impact	Drop from height of 122 cm on Concrete surface Drop sequence:1 corner, 3edges, 6face One drop for each.	Full packed for shipment	
10	UV exposure Resistance	765 W/m ² for 168hrs,40°C	IEC 60068-2-5 Sa	
11	Electrostatic discharge	Machine model: +/-250V,0 Ω,200pF	IEC61000-4-2	

Actual EMC level to be measured on customer application.


Note1: The protective film must be removed before temperature test.

Note2: Stay white pattern for storage and non-operation test.


20. Block Diagram




21. PartA/PartB specification




22. Point and line standard

Shipment Inspection Standard						
Equipment: Electrical test fixture, Point gauge						
Outline dimension	29.2(H) × 59.2(V) × 1.05(D)	Unit: mm	Part-A	Active area	Part-B	Border area
Environment	Temperature	Humidity	Illuminance	Distance	Time	Angle
	19°C ~ 25°C	55% ± 5%RH	800 ~ 1300Lux	300 mm	35Sec	
Defet type	Inspection method	Standard		Part-A	Part-B	
Spot	Electric Display	$D \leq 0.25 \text{ mm}$		Ignore	Ignore	
		$0.25 \text{ mm} < D \leq 0.4 \text{ mm}$		$N \leq 4$	Ignore	
		$D > 0.4 \text{ mm}$		Not Allow	Ignore	
Display unwork	Electric Display	Not Allow		Not Allow	Ignore	
Display error	Electric Display	Not Allow		Not Allow	Ignore	
Scratch or line defect(include dirt)	Visual/Film card	$L \leq 2 \text{ mm}, W \leq 0.2 \text{ mm}$		Ignore	Ignore	
		$2.0 \text{ mm} < L \leq 5.0 \text{ mm}, 0.2 < W \leq 0.3 \text{ mm},$		$N \leq 2$	Ignore	
		$L > 5 \text{ mm}, W > 0.3 \text{ mm}$		Not Allow	Ignore	
PS Bubble	Visual/Film card	$D \leq 0.2 \text{ mm}$		Ignore	Ignore	
		$0.2 \text{ mm} \leq D \leq 0.35 \text{ mm} \ \& \ N \leq 4$		$N \leq 4$	Ignore	
		$D > 0.35 \text{ mm}$		Not Allow	Ignore	
Side Fragment	Visual/Film card	$X \leq 5 \text{ mm}, Y \leq 0.5 \text{ mm},$ Do not affect the electrode circuit, Ignore				
						
Remark	1. Cannot be defect & failure cause by appearance defect;					
	2. Cannot be larger size cause by appearance defect;					
	L=long W=wide D=point size N=Defects NO					



$$L = L_1 + L_2$$

Line Defect



$$D = (L + W) / 2$$

Spot Defect

L=long W=wide D=point size

23. Packing


Packing Spec

Sheet No :


	Part No	GDEH0213B1	DATE	2017. 05. 27	VER	A0	Page	2-1
--	---------	------------	------	--------------	-----	----	------	-----

一, Package Type: Box

Box No	GDEH0213B1
Box size	515*322*170
Containment	360PCS



PRODUCT DRAWING




二, Inside package type: Plastic Tray
Tray unit: mm


Plastic Tray	465*280*15	13 pcs
Anti-static foil bags	700*530*0.1	1 pcs
EPE (inside)	417.6*230.64*2	30 pcs
EPE (Up-Down)	485*145*10	2 pcs
EPE (Left-Right)	285*480*10	2 pcs
EPE (Front-back)	310*145*10	2 pcs
Chip board	500*306*5	2 pcs
Quantity/tray	30 pcs	
Tray number/sheet	12+1 Sheets	
Box	1	



Empty tray



Anti-static EPE



Step 3:

- 1) In each case, put 2 bags of desiccant, then seal the trays with adhesive tapes.
- 2) Put the trays into foil bags.
- 3) heat seal the foil bags.

Step 4:

- 1) First put a chip board on the bottom of the box, then placed the down EPE, the left - right and front -back EPE.
- 2) Placed the sealed products into the box.
- 3) The last placed the up EPE on the top of the trays, and place a chip board on it.

Step 1:

Material: Tray, EPE
Put the product in to the tray and keep the display side up. Then put anti-static EPE in to each holes.

Step 2:

- 1) Must keep the angle 180 degree placed between the neighboring Plastic trays.
- 2) There are 12 layers product, total 30*12=360pcs.
- 3) An empty Plastic tray intersects put on the top of the plastic trays.

Step 5:

- 1) Seal the box with adhesive tapes .
- 2) Paste the lable onto the exterior box, and the lable can't cover the safety , transfer and RoSH sign.

Design	X. Z. P	Approve	J. P. F	Confirm	X.X.M
Date	2017. 05. 27	Date	2017. 05. 27	Date	2017. 05. 27